Modelling of Crosstalk and Delay for Distributed RLCG On-Chip Interconnects For Ramp Input Unknown author
IJSET 2015 208FDTD-Based Statistical Analysis of Crosstalk on Planar Data buses Innovative Research Publications